

10/12/03 14
12/18/01

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

24441

APPL NUM 10020314	FILING DATE 12/18/2001	CLASS 438	SUBCLASS	GAU 2823	EXAMINER NGUYEN, K
----------------------	---------------------------	--------------	----------	-------------	-----------------------

*APPLICANTS: Shimamoto Yasuhiro, Hiratani Masahiko, Matsui Yuichi, Yamamoto Satohi, Nabotame Toshihide, Ando Toshio, Sakuma Hiroshi, Iijima Shinpei;

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:
JAPAN 2001-024389 and 12/001

PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	ATTORNEY DOCKET NO HITA 0143
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no	35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no	
Verified and Acknowledged Examiner's initials		
TITLE: Fabricating method of semiconductor integrated circuits		

U.S. DEPT. OF COM. PAT. & TM. PTO-436 (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner Primary Examiner PREPARED FOR ISSUE	CLAIMS ALLOWED	
ISSUE FEE			Total Claims	Print Claims Fee 0.0
Amount Due	Date Paid		DRAWING	
			Sheets Drawn	Figs. Drawn
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Powerless outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.		

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)